

11 Publication number:

0 332 329 A2

(12)

# **EUROPEAN PATENT APPLICATION**

- (2) Application number: 89301982.8
- 2 Date of filing: 28.02.89

(9) Int. Cl.4: H01L 21/20, H01L 29/205, H01L 29/267

- Priority: 01.03.88 JP 45819/88
- Date of publication of application:13.09.89 Bulletin 89/37
- Designated Contracting States:
  DE FR GB

- Applicant: FUJITSU LIMITED 1015, Kamikodanaka Nakahara-ku Kawasaki-shi Kanagawa 211(JP)
- Inventor: Okuda, Hiroshi 781-6, Tomuro Atsugi-shi Kanagawa 243(JP) Inventor: Sugawara, Mitsuru 1645-3, Hase Atsugi-shi Kanagawa 243(JP)
- Representative: Billington, Lawrence Emlyn et al
  HASELTINE LAKE & CO Hazlitt House 28
  Southampton Buildings Chancery Lane
  London WC2A 1AT(GB)
- Semiconductor substrate including strained layer superlattice structure layer.
- (5) A semiconductor substrate comprising: a singlecrystalline semiconductor wafer substrate; a strained layer superlattice (SLS) structure layer formed on the wafer substrate; and a compound semiconductor epitaxial layer formed on the SLS structure layer. According to the present invention, the SLS structure layer consists of pairs of a first compound semiconductor thin layer and a second compound semiconductor thin layer, the first and second thin layers Thaving the same components in a compound system Ahaving a miscibility gap, and having different comon positions outside of the miscibility gap including the Ilimit line of the miscibility gap, respectively, at a temperature higher than that of heat-treatments applied to the compound semiconductor substrate, without a decay of the SLS structure.

EP 0 3

## SEMICONDUCTOR SUBSTRATE INCLUDING STRAINED LAYER SUPERLATTICE STRUCTURE LAYER

15

50

### BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to a semiconductor substrate for a production of semiconductor transistor devices or photoelectronic devices, and more particularly, to a semiconductor substrate comprising a single-crystalline semiconductor wafer substrate, a compound semiconductor epitaxial layer, and a strained layer superlattice (SLS) structure layer between the wafer layer and the epitaxial layer.

### 2. Description of the Related Art

An SLS structure layer is formed as a buffer layer between the semiconductor wafer substrate, such as a GaAs wafer and Si wafer, and a compound semiconductor layer, such as an InGaP layer and GaAs layer, for the following reasons:

- (1) The SLS buffer layer reduces dislocations in the grown compound semiconductor layer by preventing an extension of threading dislocations from the substrate into the compound semiconductor layer, due to the strain field in the SLS; and
- (2) The SLS buffer layer allows an epitaxial growth of the compound semiconductor layer having a different lattice constant from that of the substrate by absorbing a lattice mismatch due to an alternate expansion and contraction of strained thin layers of the SLS structure layer.

For example, a GaAs grown on a Si (GaAs/Si) substrate instead of a single-crystalline GaAs wafer substrate is produced by using the SLS structure layers to enlarge the wafer size, increase the mechanical strength and thermal conductivity, and reduce costs, compared with the GaAs wafer substrate, a lattice constant of GaAs being larger than that of Si by about 4% (e.g., cf. N.El-Masry et al. "Defect Reduction in GaAs Epilayers on Si Substrate Using Strained Layer Superlattices", Mat. Res. Soc. Sympo. Porc. Vol. 91, 1987, pp. 99 -103). Furthermore, it is often necessary to form (grow) a compound semiconductor layer having a different or a same lattice constant from or as that of the wafer substrate for light emitting devices or lasers having a desired emission wavelength, while reducing the number of crystal defects such as dislocations.

Currently, there is a tendency to overestimate

the SLS buffer. Namely, in practice, although an SLS buffer uses a pair of compound semiconductor layers having a large lattice mismatch therebetween, a compound semiconductor epitaxial layer growth on the SLS buffer has a high density of dislocations larger than that of a wafer substrate, by five or six fold, and when a graded layer is additionally grown between the wafer substrate and the SLS buffer, the compound semiconductor epitaxial layer also has a high density of dislocations. Therefore, the effect of reducing the number of dislocations in the SLS buffer is very low.

To obtain a required dislocation reducing effect, preferably the compound semiconductor substrate including the SLS buffer is heat-treated at a high temperature (i.e., an annealing out of excessive dislocations).

A conventional SLS buffer, however, is not proof against a heat-treatment (annealing) at a high temperature, ever for a short time, and a decay of the SLS structure by an interdiffusion of the alternating thin layers thereof occurs. Therefore, although the number of dislocations is reduced, the decay of the SLS structure causes variations in the characteristics of the devices, for example, an increase of a full-width at a half maximum (FWHM) of an LED, and prevents further annealing or thermal cycling improvement.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide an improved strained layer superlattice (SLS) structure layer (buffer) which is not deformed (interdiffused) by a heat-treatment at a high temperature, including annealing for reducing the number of dislocations, heating for an epitaxial growth of an additional compound semiconductor layer, or annealing after ion-implantation.

Another object of the present invention is to provide a semiconductor substrate comprising a single-crystalline semiconductor wafer substrate, a compound semiconductor epitaxial layer, and the improved SLS structure layer interposed between the wafer substrate and the epitaxial layer.

These and other objects of the present invention are obtained by providing a semiconductor substrate comprising: a single-crystalline semiconductor wafer substrate; an SLS structure layer formed on the wafer substrate; and a compound semiconductor epitaxial layer formed on the SLS structure layer. According to the present invention, the SLS structure layer comprises pairs of a first compound semiconductor thin layer and a second

25

35

45

50

compound semiconductor thin layer, the first and second thin layers having the same components in a compound system having a miscibility gap, and having different compositions outside of the miscibility gap including the limit line of the miscibility gap, respectively, at a temperature higher than that of heat-treatments applied to the semiconductor substrate. It is preferable that such the temperature difference is 10° C or more.

The wafer substrate is composed of a compound semiconductor (e.g., GaAs, InP, GaSb, GaP, InAs) or of silicon (Si).

# BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be more apparent from the description of the preferred embodiments set forth below, with reference to the accompanying drawings, in which:

Fig. 1 is a pseudo-binary phase diagram of an ABC (In<sub>x</sub>Ga<sub>1-x</sub>P) system of BC (GaP) - AC (InP);

Fig. 2 is a graph showing a relationship between a composition of the ABC (lnGaP) and a chemical potential of A (ln) at a temperature  $T_1$ ;

Fig. 3A is a fragmented sectional view of a semiconductor substrate according to the present invention;

Fig. 3B is a graph of a lattice constant and a composition variation of the substrate of Fig. 3A:

Fig. 4A is a fragmented sectional view of another semiconductor substrate according to the present invention:

Fig. 4B is a graph of a lattice constant variation and composition variation of the substrate of Fig. 4A;

Fig. 5A is a fragmented sectional view of a GaAs Si substrate according to the present invention; and

Fig. 5B is a graph of a lattice constant variation of the substrate of Fig. 5A.

## DESCRIPTION OF THE PREFERRED EMBODI-MENTS

According to the present invention, an SLS structure is thermally stabilized by utilizing a miscibility gap in a ternary or quaternary compound semiconductor system determining the alternating first and second compound semiconductor thin layers.

Figure 1 shows a pseudo-binary phase diagram of a ternary ABC (e.g., ln<sub>x</sub>Ga<sub>1.x</sub>P) system at a combination of BC (III-V compound semiconductor, e.g., GaP) and AC (another III-V compound semiconductor, e.g., lnP). The abscissa and ordinate of

Fig. 1 indicate a ratio of "x" of component A (ln) of the composition and a temperature, respectively. In Fig. 1, points  $P_1$  ( $P_2$ ,  $P_3$ ) and  $Q_1$  ( $Q_2$ ,  $Q_3$ ) are limited values of a complete solid solution state at a temperature  $T_1$ , ( $T_2$ ,  $T_3$ ), between the points  $P_1$  ( $P_2$ ,  $P_3$ ) and  $Q_1$  ( $Q_2$ ,  $Q_3$ ) of a miscibility gap region. A solid line L is a critical value, and the miscibility gap region is inside the line L. For example, in the  $\ln_x Ga_{1,x}P$  system points  $P_1$ ,  $P_2$ ,  $P_3$  and  $Q_1$ ,  $Q_2$ ,  $Q_3$  indicate the following compositions, at temperatures  $T_1$ ,  $T_2$  and  $T_3$ , and a degree of mismatch (strain value ( $\Delta a$ ) with the lattice constant (a) of  $\ln_{0.5} Ga_{0.5}P$ :

 $T_1 = 510$  ° CL  $P_1 = In_{0.3}Ga_{0.7}P$   $\Delta a/a = \pm 1.5\%$ :  $Q_1 = In_{0.7}Ga_{0.3}P$   $T_2 = 560$  ° C:  $P_2 = In_{0.37}Ga_{0.63}P$   $\Delta a/a = \pm 1.0\%$ :  $Q_2 = In_{0.63}Ga_{0.47}P$   $T_3 = 590$  ° C:  $P_3 = In_{0.43}Ga_{0.57}P$  $\Delta a/a = \pm 0.5\%$ :  $Q_3 = In_{0.57}Ga_{0.43}P$ 

The maximum temperature Tc of the miscibility gap is about 630 °C.

A GaPSb system and InGaAsP system can be adopted instead of the InGaP system.

A chemical potential  $\mu A$  of component A (In) at a temperature  $T_1$  varies, as shown in Fig. 2. The abscissa and ordinate of Fig. 2 indicate a composition ABC (In<sub>x</sub>Ga<sub>1-x</sub>P) and the chemical potential, respectively.

The decay of the SLS structure due to a high temperature heat-treatment is caused by an inter-diffusion of elements of each of the compound semiconductor thin layers. When a gradient of the characteristic curve of the chemical potential exists. the gradient generates this interdiffusion, but between the points P<sub>1</sub> and Q<sub>1</sub>, the gradient is zero: namely, the following formula is valid and thus the interdiffusion does not occur.

$$\frac{\partial \mu_{\mathbf{A}}}{\partial \mathbf{A}_{\mathbf{X}}} \approx \frac{\Delta \mu_{\mathbf{A}}}{\Delta \mathbf{A}_{\mathbf{X}}} = 0$$

Therefore, if the SLS structure is formed of compound semiconductor thin layers having a composition at P<sub>1</sub> or its vicinity outside of the miscibility gap and the other compound semiconductor thin layers having another composition at Q<sub>1</sub> or its vicinity outside the miscibility gap, which are alternately piled on each other, the SLS structure is extremely thermodynamically stable against a heattreatment at a temperature T<sub>1</sub>, and thus the SLS structure is not decayed. For example, the SLS structure consisting of In<sub>0.3</sub>Ga<sub>0.7</sub>P thin layers and In<sub>0.7</sub>Ga<sub>0.3</sub>P thin layers withstands temperatures up to 600° C. If a temperature of the heat-treatment is 550° C, the SLS structure should be formed of In<sub>0.37</sub>Ga<sub>0.63</sub>P thin layers and In<sub>0.63</sub>Ga<sub>0.37</sub>P thin layer

20

25

30

35

50

ers.

Note, the GaAsSb system of GaAs-GaSb or InGaAs system of GaAs-InAs can be used for an SLS structure utilized in the growth of an epitaxial InP layer, since these systems have pseudo-binary phase diagrams similar to that of Fig. 1.

The GaAs<sub>1-x</sub>Sb<sub>x</sub> system has the following data:

 $T_1 = 770$  ° C  $P_1 = GaAs_{0.7}Sb_{0.3}$   $\Delta a/a = 1.5\%$   $Q_1 = GaAs_{0.3}Sb_{0.7}$   $T_2 = 790$  ° C  $P_2 = GaAs_{0.63}Sb_{0.37}$   $\Delta a/a = \pm 1.0\%$   $Q_2 = GaAs_{0.37}Sb_{0.63}$   $T_3 = 820$  ° C  $P_3 = GaAs_{0.566}Sb_{0.434}$   $\Delta a/a = 0.5\%$   $Q_3 = GaAs_{0.434}Sb_{0.566}$  $T_C = 830$  ° C

Note:  $\Delta a/a$  indicates a degree of mismatch (strain value) " $\Delta a$ " of  $GaAs_{1.x}Sb_x$  with the lattice constant "a" of  $GaAs_{0.5}Sb_{0.5}$ .

The In<sub>x</sub>Ga<sub>1-x</sub>As system has the following data:

 $T_1 \approx 580^{\circ} C$   $P_1 = In_{0.72}Ga_{0.28}As$   $\Delta a/a = \pm 1.5\%$   $Q_1 = In_{0.28}Ga_{0.72}As$   $T_2 \approx 600^{\circ} C$   $P_2 = In_{0.65}Ga_{0.35}As$   $\Delta a/a = \pm 1.0\%$   $Q_2 = In_{0.35}Ga_{0.65}As$   $T_3 \approx 620^{\circ} C$   $P_3 = In_{0.57}Ga_{0.43}As$   $\Delta a/a = \pm 0.5\%$   $Q_3 = In_{0.43}Ga_{0.57}As$  $T_C \approx 630^{\circ} C$ 

Note:  $\Delta a/a$  indicates a degree of mismatch " $\Delta a$ " of  $ln_xGa_{1-x}As$  with the lattice constant of  $ln_{0.5}Ga_{0.5}As$ .  $ln_{0.47}Ga_{0.53}As$  has the same lattice constant as that of lnP.

Preferably the GaAsSb system is adopted, because the SLS structure of the GaAsSb system can withstand higher temperatures than the InGaAs system.

### Example 1

Referring to Figs. 3A and 3B, a semiconductor substrate according to the present invention consists of a single-crystalline GaAs wafer substrate 1, an SLS structure layer formed of In<sub>0.7</sub>Ga<sub>0.3</sub>P thin layers 2A having a constant thickness, and In<sub>0.3</sub>Ga<sub>0.7</sub>P thin layers 2B having a constant thickness, and an epitaxial In<sub>0.51</sub>Ga<sub>0.49</sub>P layer 3 having the same lattice constant as that of the GaAs wafer substrate 1.

In this case, a degree of mismatch (strain value)  $\Delta a$  of the thin layers 2A and 2B to the lattice constant of  $In_{0.5}Ga_{0.5}P$ , is  $\pm 1.5\%$ . Each of the thin layers 2A and 2B has a thickness of from 5 to 30 nm. Note, the thickness of the individual thin layers should be below the maximum critical thickness to self-generate misfit dislocations.

In the SLS structure a lattice constant "a1:" of the individual thin layer in a face parallel to the wafer substrate surface is determined by the following formula:

$$a_{11} = \frac{a_A G_A h_A + a_B G_B h_B}{G_a h_a + G_B h_B}$$

wherein  $a_A$  and  $a_B$  are unstrained lattice constants of the thin layers 2A and 2B, respectively;

 $h_A$  and  $h_B$  are thicknesses of the thin layers 2A and 2B, respectively; and,

 $G_A$  and  $G_B$  are rigidities of the thin layers 2A and 2B, respectively.

Therefore, possibly the lattice constant " $a_{11}$ " of the SLS structure is controlled by ensuring that the ratio ( $h_A/h_B$ ) of the thickness of the thin layer 2A to that of the thin layer 2B, coincides with that of the wafer substrate 1, as shown in Fig. 3B.

Therefore, the lattice constant " $a_{1:}$ " of the tenperiod  $In_{0.3}Ga_{0.7}P$  (10.5 nm) -  $In_{0.7}Ga_{0.3}P$  (9.5 nm) SLS structure layer becomes equal to that of the GaAs wafer substrate, in which  $h_A h_B$  is about 21/19.

After the formation of the SLS structure layer 2, the  $ln_{0.51}$  Ga<sub>0.49</sub>P layer 3 is epitaxially grown under the condition that the lattice constant of the layer 3 is equal to that of the SLS structure layer 2, as shown in Fig. 3B.

Next, the obtained compound substrate is annealed, to reduce the number of dislocations, at a temperature of 500°C. The annealing reduces the number of dislocations, and thus stabilizes the SLS structure without decay.

The AlGaInP lower clad layer, GaInP active layer, AlGaInP upper clad layer, and GaAs cap layer are epitaxially and successively grown on the obtained compound semiconductor substrate (i.e., the  $\ln_{0.51}$  Ga $_{0.49}$ P layer 3) to produce an LED having an emission wavelength of about 650 nm.

#### Example 2

Referring to Figs. 4A and 4B, another compound semiconductor substrate according to the present invention consists of the GaAs wafer substrate 1, an SLS structure layer 2 formed of  $\ln_{0.3}Ga_{0.7}P$  thin layers  $2A_1$ ,  $2A_2$ ...  $2A_n$  and  $\ln_{0.7}Ga_{0.3}P$  thin layers  $2B_1$ ,  $2B_2$ ...  $2B_n$ , and an epitaxial  $\ln_{0.4}Ga_{0.6}P$  layer 4 having a shorter lattice constant than that of the GaAs wafer substrate 1.

To change the lattice constant "a<sub>1</sub>:" of the SLS structure layer from that of GaAs to that of  $ln_{0.4}Ga_{0.6}P$ , as shown in Fig. 4B, a ratio of thickness  $h_{A1}$  ( $h_{A2}$  ...  $h_{An}$ ) of the thin layer 2A: (...  $2A_n$ ) to that  $h_{B1}$  ( $h_{B2}$  ...  $B_n$ ) of the thin layer  $2B_1$  (...  $2B_n$ ) of each pair of thin layers is gradually varied as follows:

10

15

50

$$\frac{h_{A1}}{h_{B1}} < \frac{h_{A2}}{h_{B2}} < \frac{h_{A3}}{h_{B3}} < \dots < \frac{h_{An}}{h_{Bn}}$$

For example, the ten-period  $\ln_{0.3}Ga_{0.7}P$  (10.5 to 15 nm) -  $\ln_{0.7}Ga_{0.3}P$  (9.5 to 5 nm) SLS structure layer (in which  $h_{A1}/h_{B1}=21/19$ ,  $h_{A10}/h_{B10}=3/1$  and one period thickness of 20 nm = constant) is suitable. The  $\ln_{0.4}Ga_{0.6}P$  layer 4 is epitaxially grown on the obtained SLS structure layer 2 to coincide the lattice constant of the layer 4 with the varied lattice constant " $a_{11}$ " of the layer 2, as shown in Fig. 4B.

The obtained substrate is then annealed at 500 °C to reduce the number of dislocations and stabilize the SLS structure without decay.

The  $In_xGA_{1.x}P$ , wherein "x" is smaller than 0.3 and is gradually reduced, can be used for the thin layers  $2A_1$ ,  $2A_2$  ...  $2A_n$  under the condition of  $h_{A1}/h_{B1} = h_{A2}/h_{B2} = ... = h_{An}/h_{Bn}$ , instead of the above-mentioned thickness ratio variation. In this case, the value "x" is from 0.3 to the minimum critical value, to self-create misfit dislocations.

### Example 3

Referring to Figs. 5A and 5B, still another semiconductor substrate according to the present invention consists of a single-crystalline silicon (Si) wafer substrate: 11, a GaAs buffer layer 12, an SLS structure layer 13 of the ten-period In<sub>0.37</sub>Ga<sub>0.63</sub>P (9.2 nm) - In<sub>0.63</sub>Ga<sub>0.37</sub>P (10.8 nm), and a GaAs epitaxial layer 14.

The GaAs buffer layer 12 of amorphous is deposited on the Si wafer substrate 11 by a conventional MOCVD process. Note, a graded GaAs buffer layer also can be formed. Then, the SLS structure layer 13 consisting of  $ln_{0.37}Ga_{0.63}P$  thin layers and  $ln_{0.63}Ga_{0.37}P$  thin layers is formed on the GaAs buffer layer 12 by a MOCVD process to provide the lattice constant "a<sub>11</sub>" which is equal to that of GaAs, as shown in Fig. 5B. Next, the GaAs epitaxial layer 14 is grown on the SLS structure layer 13 to obtain a GaAs/Si substrate.

The obtained semiconductor (GaAs/Si) substrate is annealed at about 600°C to reduce the number of dislocations without a decay of the SLS structure.

As described above, according to the present invention, each pair of compound semiconductor thin layers of the SLS structure layer has compositions at both limit positions or the vicinity of the miscibility gap at a temperature corresponding to that of a heat-treatment, so that temperature (or below) does not affect the SLS structure. Therefore, suitable heat-treatments (annealing, etc.) can

be applied to the obtained semiconductor substrate to reduce the number of dislocations, without a decay of the SLS structure. It is preferably that the difference between a miscibility gap temperature and a heat-treatment temperature is 10 °C or more, since the compositions of the thin layers of the SLS structure layer may vary due to growth condition variability.

It will be obvious that the present invention is not restricted to the above-mentioned embodiments and that many variations are possible for persons skilled in the art without departing from the scope of the invention.

### Claims

- 1. A semiconductor substrate comprising: a single-crystalline semiconductor wafer substrate; a strained layer superlattice structure layer formed on said wafer substrate; and a compound semiconductor epitaxial layer formed on said strained layer superlattice structure layer; characterized in that said strained layer superlattice structure layer comprises pairs of a first compound semiconductor thin layer and a second compound semiconductor thin layer, said first and second thin layers having the same components in a compound system having a miscibility gap, and having different compositions outside of the miscibility gap, including the limit line of the miscibility gap, respectively, at a temperature higher than that of a heat-treatment applied to said compound semiconductor substrate.
- 2. A semiconductor substrate according to claim 1, wherein said wafer substrate is composed of a compound semiconductor.
- 3. A semiconductor substrate according to claim 2, wherein said compound semiconductor is selected from the group consisting of GaAs, InP, GaP, GaSb, and InAs.
- A semiconductor substrate according to claim 1, wherein said wafer substrate is composed of silicon.
- A semiconductor substrate according to claim 1, wherein a lattice constant of said epitaxial layer is equal to that of said wafer substrate.
  - A semiconductor substrate according to claim 1, wherein a lattice constant of said epitaxial layer is different from that of said wafer substrate.
- 7. A semiconductor substrate according to claim 5, wherein a ratio of the thickness of said first thin layer to that of said second thin layer is constant.
- 8. A semiconductor substrate according to claim 6, wherein a ratio of the thickness of said first thin layer to that of said second thin layer is gradually varied.

- 9. A semiconductor substrate according to claim 6, wherein a ratio of the thickness of said first thin layer to that of said second thin layer is constant, and the composition of on of said first and or second thin layer is gradually varied.
- 10. A semiconductor substrate according to claim 3, wherein said wafer substrate is composed of GaAs, said epitaxial layer is composed of InGaP, and said first and second thin layers are composed of compounds in a GaP-InP system.
- 11. A semiconductor substrate according to claim 4, wherein said compound semiconductor substrate further comprises a GaAs buffer layer on said silicon wafer substrate, said epitaxial layer is composed of GaAs, and said first and second thin layers are composed of compounds selected from the group consisting of InP-GaP system, GaP-GaSb system and GaP-InAs system.
- 12. A semiconductor substrate according to claim 1, wherein the difference between the miscibility gap temperature and the heat-treatment temperature is 10 °C or more.

.





Fig. 2






Fig. 5A




Fig. 5B

